Sciweavers

2278 search results - page 392 / 456
» Specification Techniques for Automatic Performance Analysis ...
Sort
View
BMCBI
2008
125views more  BMCBI 2008»
14 years 10 months ago
Exploration and visualization of gene expression with neuroanatomy in the adult mouse brain
Background: Spatially mapped large scale gene expression databases enable quantitative comparison of data measurements across genes, anatomy, and phenotype. In most ongoing effort...
Christopher Lau, Lydia Ng, Carol Thompson, Sayan D...
CORR
2010
Springer
205views Education» more  CORR 2010»
14 years 10 months ago
Behavioral Simulations in MapReduce
In many scientific domains, researchers are turning to large-scale behavioral simulations to better understand real-world phenomena. While there has been a great deal of work on s...
Guozhang Wang, Marcos Antonio Vaz Salles, Benjamin...
MICRO
2007
IEEE
168views Hardware» more  MICRO 2007»
15 years 4 months ago
Global Multi-Threaded Instruction Scheduling
Recently, the microprocessor industry has moved toward chip multiprocessor (CMP) designs as a means of utilizing the increasing transistor counts in the face of physical and micro...
Guilherme Ottoni, David I. August
EMSOFT
2009
Springer
15 years 4 months ago
Handling mixed-criticality in SoC-based real-time embedded systems
System-on-Chip (SoC) is a promising paradigm to implement safety-critical embedded systems, but it poses significant challenges from a design and verification point of view. In ...
Rodolfo Pellizzoni, Patrick O'Neil Meredith, Min-Y...
DAC
2003
ACM
15 years 3 months ago
Realizable RLCK circuit crunching
Reduction of an extracted netlist is an important pre-processing step for techniques such as model order reduction in the design and analysis of VLSI circuits. This paper describe...
Chirayu S. Amin, Masud H. Chowdhury, Yehea I. Isma...