Sciweavers

1942 search results - page 360 / 389
» Speeding Up XTR
Sort
View
ICPP
2003
IEEE
15 years 5 months ago
Data Conversion for Process/Thread Migration and Checkpointing
Process/thread migration and checkpointing schemes support load balancing, load sharing and fault tolerance to improve application performance and system resource usage on worksta...
Hai Jiang, Vipin Chaudhary, John Paul Walters
ICPP
2003
IEEE
15 years 5 months ago
A Hardware-based Cache Pollution Filtering Mechanism for Aggressive Prefetches
Aggressive hardware-based and software-based prefetch algorithms for hiding memory access latencies were proposed to bridge the gap of the expanding speed disparity between proces...
Xiaotong Zhuang, Hsien-Hsin S. Lee
IDEAS
2003
IEEE
117views Database» more  IDEAS 2003»
15 years 5 months ago
A Multi-Resolution Block Storage Model for Database Design
We propose a new storage model called MBSM (Multiresolution Block Storage Model) for laying out tables on disks. MBSM is intended to speed up operations such as scans that are typ...
Jingren Zhou, Kenneth A. Ross
IPPS
2003
IEEE
15 years 5 months ago
GCA: A Massively Parallel Model
We had introduced the massively parallel global cellular automata (GCA) model. Parallel algorithms derived from applications can be mapped straight forward onto this model. In thi...
Rolf Hoffmann, Klaus-Peter Völkmann, Wolfgang...
MICRO
2003
IEEE
125views Hardware» more  MICRO 2003»
15 years 5 months ago
WaveScalar
Silicon technology will continue to provide an exponential increase in the availability of raw transistors. Effectively translating this resource into application performance, how...
Steven Swanson, Ken Michelson, Andrew Schwerin, Ma...