Sciweavers

7 search results - page 2 / 2
» Speeding-Up Synchronizations in DSM Multiprocessors
Sort
View
CASES
2001
ACM
13 years 10 months ago
A system-on-a-chip lock cache with task preemption support
Intertask/interprocess synchronization overheads may be significant in a multiprocessor-shared memory System-on-a-Chip implementation. These overheads are observed in terms of loc...
Bilge Saglam Akgul, Jaehwan Lee, Vincent John Moon...
IWMM
2010
Springer
118views Hardware» more  IWMM 2010»
13 years 11 months ago
Speculative parallelization using state separation and multiple value prediction
With the availability of chip multiprocessor (CMP) and simultaneous multithreading (SMT) machines, extracting thread level parallelism from a sequential program has become crucial...
Chen Tian, Min Feng, Rajiv Gupta