1753 search results - page 270 / 351 » State Machines |
GLVLSI
2007
IEEE
15 years 2 months ago
2007
IEEE
This paper describes a formal verification methodology of highnthesis (HLS) process. The abstraction level of the input to HLS is so high compared to that of the output that the v...
EUROPAR
2009
Springer
15 years 2 months ago
2009
Springer
We consider a multi-processor system-on-chip destined for streaming applications. An application is composed of one input and one output queue and in-between, several levels of ide...
FSEN
2009
Springer
15 years 2 months ago
2009
Springer
The rCOS modeler implements the requirements modelling phase of a model driven component-based software engineering process. Components are specified in rCOS, a relational calculus...
109
Voted
ICCTA
2007
IEEE
15 years 2 months ago
2007
IEEE
The variables of the high-level specifications and the automatically generated temporary variables are mapped on to the data-path registers during data-path synthesis phase of hig...
ATVA
2006
Springer
15 years 1 months ago
2006
Springer
In many safety-critical applications of embedded systems, the system dynamics exhibits hybrid behaviors. To enable automatic analysis of these embedded systems, many analysis tools...