1186 search results - page 97 / 238 » State machine models of timing and circuit design |
101
click to vote
DAC
2005
ACM
15 years 11 months ago
2005
ACM
Small, embedded integrated circuits (ICs) such as smart cards are vulnerable to so-called side-channel attacks (SCAs). The attacker can gain information by monitoring the power co...
ICCAD
2008
IEEE
15 years 7 months ago
2008
IEEE
Statistical static timing analysis (SSTA) has emerged as an essential tool for nanoscale designs. Monte Carlo methods are universally employed to validate the accuracy of the appr...
ISCAS
2011
IEEE
14 years 1 months ago
2011
IEEE
— we present an implementation of a programmable axonal propagation delay circuit which uses one first-order logdomain low-pass filter. Delays may be programmed in the 550ms rang...
ISCAS
2005
IEEE
15 years 3 months ago
2005
IEEE
– The trend in communication systems is towards more rapidly changing specifications with shorter time intervals between updates of existing standards. This results in a coexiste...
TASE
2009
IEEE
15 years 4 months ago
2009
IEEE
Interrupts are important aspects of real-time embedded systems to handle events in time. When there exist nested interrupts in a real-time system, and an urgent interrupt is allow...