Sciweavers

250 search results - page 36 / 50
» Static Probabilistic Timing Analysis for Multi-path Programs
Sort
View
RTAS
2008
IEEE
15 years 5 months ago
WCET Analysis for Multi-Core Processors with Shared L2 Instruction Caches
Multi-core chips have been increasingly adopted by microprocessor industry. For real-time systems to safely harness the potential of multi-core computing, designers must be able t...
Jun Yan, Wei Zhang
APLAS
2004
ACM
15 years 4 months ago
Network Fusion
Modular programming enjoys many well-known advantages: readability, maintainability, separate development and compilation. However, the composition of modular units (components) s...
Pascal Fradet, Stéphane Hong Tuan Ha
SIGSOFT
2004
ACM
15 years 4 months ago
Verifying aspect advice modularly
Aspect-oriented programming has become an increasingly important means of expressing cross-cutting program abstractions. Despite this, aspects lack support for computeraided veriï...
Shriram Krishnamurthi, Kathi Fisler, Michael Green...
VTS
2002
IEEE
120views Hardware» more  VTS 2002»
15 years 3 months ago
Software-Based Weighted Random Testing for IP Cores in Bus-Based Programmable SoCs
We present a software-based weighted random pattern scheme for testing delay faults in IP cores of programmable SoCs. We describe a method for determining static and transition pr...
Madhu K. Iyer, Kwang-Ting Cheng
LCTRTS
2000
Springer
15 years 2 months ago
Approximation of Worst-Case Execution Time for Preemptive Multitasking Systems
The control system of many complex mechatronic products requires for each task the Worst Case Execution Time (WCET), which is needed for the scheduler's admission tests and su...
Matteo Corti, Roberto Brega, Thomas R. Gross