Sciweavers

422 search results - page 75 / 85
» Static Timing Analysis of Embedded Software
Sort
View
CODES
2007
IEEE
15 years 4 months ago
Compile-time decided instruction cache locking using worst-case execution paths
Caches are notorious for their unpredictability. It is difficult or even impossible to predict if a memory access results in a definite cache hit or miss. This unpredictability i...
Heiko Falk, Sascha Plazar, Henrik Theiling
ICCAD
1996
IEEE
151views Hardware» more  ICCAD 1996»
15 years 1 months ago
Expected current distributions for CMOS circuits
The analysis of CMOS VLSI circuit switching current has become an increasingly important and difficult task from both a VLSI design and simulation software perspective. This paper...
Dennis J. Ciplickas, Ronald A. Rohrer
AGP
1999
IEEE
15 years 1 months ago
ACI1 constraints
Disunification is the problem of deciding satisfiability of a system of equations and disequations with respect to a given equational theory. In this paper we study the disunifica...
Agostino Dovier, Carla Piazza, Enrico Pontelli, Gi...
83
Voted
WSC
1998
14 years 11 months ago
Discrete Event Simulation Experiments and Geographic Information Systems in Congestion Management Planning
A regional transportation system and the movement of large traffic volumes through it, are characteristic of stochastic systems. The standard traffic management or transportation ...
Roy Brooks Wiley, Thomas K. Keyser
DATE
2009
IEEE
111views Hardware» more  DATE 2009»
15 years 4 months ago
Increased accuracy through noise injection in abstract RTOS simulation
RTOS Simulation Henning Zabel, Wolfgang Mueller Universität Paderborn, C-LAB Fürstenallee 11, D-33102 Paderborn, Germany —Today, mobile and embedded real-time systems have to c...
Henning Zabel, Wolfgang Mueller