306 search results - page 24 / 62 » Statistical Delay Modeling in Logic Design and Synthesis |
106
click to vote
MSWIM
2005
ACM
15 years 7 months ago
2005
ACM
The performance of mobile ad hoc networks can be influenced by numerous factors, including protocol design at every layer; parameter settings such as retransmission limits and ti...
DAC
2005
ACM
15 years 3 months ago
2005
ACM
Traditional corner analysis fails to guarantee a target yield for a given performance metric. However, recently proposed solutions, in the form of statistical timing analysis, whi...
130
Voted
CBSE
2005
Springer
15 years 7 months ago
2005
Springer
We consider a class of component-based software models with interaction style of buffered asynchronous message passing between components with ports, represented by UML-RT. After ...
132
click to vote
ISLPED
2004
ACM
15 years 7 months ago
2004
ACM
This paper presents a delay optimal FPGA clustering algorithm targeting low power. We assume that the configurable logic blocks of the FPGA can be programmed using either a high s...
ICCAD
2004
IEEE
15 years 10 months ago
2004
IEEE
We address the classic wire-length estimation problem and propose a new statistical wire-length estimation approach that captures the probability distribution function of net leng...