Sciweavers

17 search results - page 4 / 4
» Statistical design and optimization of SRAM cell for yield e...
Sort
View
ICCAD
1997
IEEE
137views Hardware» more  ICCAD 1997»
13 years 9 months ago
Optimization techniques for high-performance digital circuits
The relentless push for high performance in custom digital circuits has led to renewed emphasis on circuit optimization or tuning. The parameters of the optimization are typically...
Chandramouli Visweswariah
ICCAD
2009
IEEE
151views Hardware» more  ICCAD 2009»
13 years 4 months ago
Timing yield-aware color reassignment and detailed placement perturbation for double patterning lithography
Double patterning lithography (DPL) is a likely resolution enhancement technique for IC production in 32nm and below technology nodes. However, DPL gives rise to two independent, ...
Mohit Gupta, Kwangok Jeong, Andrew B. Kahng