Sciweavers

585 search results - page 78 / 117
» Strategy Logic
Sort
View
116
Voted
CADE
2009
Springer
16 years 2 months ago
Ground Interpolation for Combined Theories
Abstract. We give a method for modular generation of ground interpolants in modern SMT solvers supporting multiple theories. Our method uses a novel algorithm to modify the proof t...
Amit Goel, Sava Krstic, Cesare Tinelli
124
Voted
ICCAD
2004
IEEE
150views Hardware» more  ICCAD 2004»
15 years 10 months ago
Hermes: LUT FPGA technology mapping algorithm for area minimization with optimum depth
— This paper presents Hermes, a depth-optimal LUT based FPGA mapping algorithm. The presented algorithm is based on a new strategy for finding LUTs allowing to find a good LUT ...
Maxim Teslenko, Elena Dubrova
87
Voted
ISCAS
2007
IEEE
99views Hardware» more  ISCAS 2007»
15 years 8 months ago
A 10-bit 2GHz Current-Steering CMOS D/A Converter
- This paper presents a 2GS/s 10-bit CMOS digital-to-analog converter (DAC). This DAC consists of a unit current-cell matrix for 6MSBs and another unit current-cell matrix for 4L...
Ling Yuan, Weining Ni, Yin Shi, Foster F. Dai
89
Voted
ISQED
2007
IEEE
124views Hardware» more  ISQED 2007»
15 years 8 months ago
Multi-Dimensional Circuit and Micro-Architecture Level Optimization
This paper studies multi-dimensional optimization at both circuit and micro-architecture levels. By formulating and solving the optimization problem with conflicting design objec...
Zhenyu Qi, Matthew M. Ziegler, Stephen V. Kosonock...
CHES
2007
Springer
94views Cryptology» more  CHES 2007»
15 years 8 months ago
MAME: A Compression Function with Reduced Hardware Requirements
This paper describes a new compression function, MAME designed for hardware-oriented hash functions which can be used in applications reduced hardware requirements. MAME takes a 25...
Hirotaka Yoshida, Dai Watanabe, Katsuyuki Okeya, J...