Sciweavers

2119 search results - page 237 / 424
» Structure-Preserving Model Reduction
Sort
View
ICCD
2004
IEEE
172views Hardware» more  ICCD 2004»
15 years 12 months ago
A Signal Integrity Test Bed for PCB Buses
Research in high-speed interconnect requires physical test to validate circuit models and design assumptions. At multi-Gbit/sec rates, physical implementations require custom circ...
Jihong Ren, Mark R. Greenstreet
ICCD
2004
IEEE
103views Hardware» more  ICCD 2004»
15 years 12 months ago
A Fast Delay Analysis Algorithm for The Hybrid Structured Clock Network
This paper presents a novel approach to reducing the complexity of the transient linear circuit analysis for a hybrid structured clock network. Topology reduction is first used to...
Yi Zou, Yici Cai, Qiang Zhou, Xianlong Hong, Sheld...
MSWIM
2009
ACM
15 years 9 months ago
On power and energy trends of IEEE 802.11n PHY
The main contribution of this work is to decipher the power and energy characteristics of IEEE 802.11 PHY. In this work, we implement an IEEE 802.11n receiver and transmitter benc...
Balaji V. Iyer, Thomas M. Conte
ICAS
2009
IEEE
126views Robotics» more  ICAS 2009»
15 years 9 months ago
Self-Adaptive Techniques for the Load Trend Evaluation of Internal System Resources
Modern distributed systems that have to avoid performance degradation and system overload require several runtime management decisions for load balancing and load sharing, overloa...
Sara Casolari, Michele Colajanni, Stefania Tosi
SEFM
2009
IEEE
15 years 9 months ago
Right Propositional Neighborhood Logic over Natural Numbers with Integer Constraints for Interval Lengths
Interval temporal logics are based on interval structures over linearly (or partially) ordered domains, where time intervals, rather than time instants, are the primitive ontologi...
Davide Bresolin, Valentin Goranko, Angelo Montanar...