Sciweavers

209 search results - page 13 / 42
» Studying the Applicability of the Scratchpad Memory Manageme...
Sort
View
HPCA
1995
IEEE
15 years 1 months ago
Program Balance and Its Impact on High Performance RISC Architectures
Information on the behavior of programs is essential for deciding the number and nature of functional units in high performance architectures. In this paper, we present studies on...
Lizy Kurian John, Vinod Reddy, Paul T. Hulina, Lee...
HPDC
2008
IEEE
15 years 4 months ago
StoreGPU: exploiting graphics processing units to accelerate distributed storage systems
Today Graphics Processing Units (GPUs) are a largely underexploited resource on existing desktops and a possible costeffective enhancement to high-performance systems. To date, mo...
Samer Al-Kiswany, Abdullah Gharaibeh, Elizeu Santo...
RTCSA
1997
IEEE
15 years 1 months ago
On memory protection in real-time OS for small embedded systems
Memory protection is an important OS feature for the reliability and safety of real-time control systems. In this paper, we study the feasibility of memory protection in small emb...
Shoji Suzuki, Kang G. Shin
CF
2010
ACM
15 years 1 months ago
Towards greener data centers with storage class memory: minimizing idle power waste through coarse-grain management in fine-grai
Studies have shown much of today’s data centers are over-provisioned and underutilized. Over-provisioning cannot be avoided as these centers must anticipate peak load with burst...
In Hwan Doh, Young Jin Kim, Jung Soo Park, Eunsam ...
69
Voted
ICPP
2009
IEEE
15 years 4 months ago
Mapping the FDTD Application to Many-Core Chip Architectures
—This paper reports a study of mapping the Finite Difference Time Domain (FDTD) application to the IBM Cyclops64 (C64) many-core chip architecture [1]. C64 is chosen for this stu...
Daniel Orozco, Guang R. Gao