Sciweavers

1626 search results - page 198 / 326
» Subtyping with Power Types
Sort
View
ISCA
2011
IEEE
258views Hardware» more  ISCA 2011»
14 years 8 months ago
A case for heterogeneous on-chip interconnects for CMPs
Network-on-chip (NoC) has become a critical shared resource in the emerging Chip Multiprocessor (CMP) era. Most prior NoC designs have used the same type of router across the enti...
Asit K. Mishra, Narayanan Vijaykrishnan, Chita R. ...
GIS
2003
ACM
16 years 6 months ago
Statistical tools for regional data analysis using GIS
A GIS provides a powerful collection of tools for the management, visualization and analysis of spatial data. These tools can be even more powerful when they are integrated with s...
Konstantin Krivoruchko, Carol A. Gotway, Alex Zhig...
DAC
2009
ACM
16 years 6 months ago
Exploring serial vertical interconnects for 3D ICs
Three-dimensional integrated circuits (3D ICs) offer a promising solution to overcome the on-chip communication bottleneck and improve performance over traditional two-dimensional...
Sudeep Pasricha
DAC
2002
ACM
16 years 6 months ago
Design of a high-throughput low-power IS95 Viterbi decoder
The design of high-throughput large-state Viterbi decoders relies on the use of multiple arithmetic units. The global communication channels among these parallel processors often ...
Xun Liu, Marios C. Papaefthymiou
POPL
2004
ACM
16 years 5 months ago
Parsing expression grammars: a recognition-based syntactic foundation
For decades we have been using Chomsky's generative system of grammars, particularly context-free grammars (CFGs) and regular expressions (REs), to express the syntax of prog...
Bryan Ford