198 search results - page 33 / 40 » Supporting Cache Coherence in Heterogeneous Multiprocessor S... |
166
click to vote
MICRO
2010
IEEE
15 years 2 months ago
2010
IEEE
SARC merges cache controller and network interface functions by relying on a single hardware primitive: each access checks the tag and the state of the addressed line for possible...
140
click to vote
ISCA
1998
IEEE
15 years 8 months ago
1998
IEEE
Commercial applications such as databases and Web servers constitute the largest and fastest-growing segment of the market for multiprocessor servers. Ongoing innovations in disk ...
114
click to vote
ASPLOS
2000
ACM
15 years 8 months ago
2000
ACM
This paper describes the architecture and implementation of the AlphaServer GS320, a cache-coherent non-uniform memory access multiprocessor developed at Compaq. The AlphaServer G...
175
click to vote
CCECE
2006
IEEE
15 years 10 months ago
2006
IEEE
Real Time embedded system designers are facing extreme challenges in underlying architectural design selection. It involves the selection of a programmable, concurrent, heterogene...
186
click to vote
DATE
2007
IEEE
15 years 10 months ago
2007
IEEE
Solid frameworks and toolkits for design and analysis of embedded systems are of high importance, since they enable early reasoning about critical properties of a system. This pap...