Sciweavers

69 search results - page 12 / 14
» Supporting Runtime Reconfiguration on Network Processors
Sort
View
142
Voted
CCGRID
2007
IEEE
15 years 10 months ago
Reliability Analysis of Self-Healing Network using Discrete-Event Simulation
The number of processors embedded on high performance computing platforms is continuously increasing to accommodate user desire to solve larger and more complex problems. However,...
Thara Angskun, George Bosilca, Graham E. Fagg, Jel...
120
Voted
SOSP
2009
ACM
16 years 17 days ago
Surviving sensor network software faults
We describe Neutron, a version of the TinyOS operating system that efficiently recovers from memory safety bugs. Where existing schemes reboot an entire node on an error, Neutron...
Yang Chen, Omprakash Gnawali, Maria A. Kazandjieva...
121
Voted
ANCS
2010
ACM
15 years 1 months ago
The case for hardware transactional memory in software packet processing
Software packet processing is becoming more important to enable differentiated and rapidly-evolving network services. With increasing numbers of programmable processor and acceler...
Martin Labrecque, J. Gregory Steffan
153
Voted
PPOPP
2009
ACM
16 years 4 months ago
Mapping parallelism to multi-cores: a machine learning based approach
The efficient mapping of program parallelism to multi-core processors is highly dependent on the underlying architecture. This paper proposes a portable and automatic compiler-bas...
Zheng Wang, Michael F. P. O'Boyle
151
Voted
TC
2008
15 years 3 months ago
Secure Memory Accesses on Networks-on-Chip
Security is gaining relevance in the development of embedded devices. Toward a secure system at each level of design, this paper addresses security aspects related to Network-on-Ch...
Leandro Fiorin, Gianluca Palermo, Slobodan Lukovic...