Sciweavers

268 search results - page 26 / 54
» Supporting multiple accelerators in high-level programming m...
Sort
View
110
Voted
ASPLOS
1996
ACM
15 years 3 months ago
Shasta: A Low Overhead, Software-Only Approach for Supporting Fine-Grain Shared Memory
This paper describes Shasta, a system that supports a shared address space in software on clusters of computers with physically distributed memory. A unique aspect of Shasta compa...
Daniel J. Scales, Kourosh Gharachorloo, Chandramoh...
98
Voted
SIGOPSE
1998
ACM
15 years 3 months ago
MMLite: a highly componentized system architecture
MMLite is a modular system architecture that is suitable for a wide variety of hardware and applications. The system provides a selection of object-based components that are dynam...
Johannes Helander, Alessandro Forin
ICC
2007
IEEE
118views Communications» more  ICC 2007»
15 years 5 months ago
Single and Multiple Parameters Sensitivity Study of Location Management Area Partitioning for GSM Networks
–- To obtain optimal location area (LA) partitioning in cellular radio networks is important since it maximizes the usable bandwidth to support services. However, we feel that th...
Yong Huat Chew, Boon Sain Yeo, Daniel Chien Ming K...
POPL
2009
ACM
15 years 11 months ago
Feedback-directed barrier optimization in a strongly isolated STM
Speed improvements in today's processors have largely been delivered in the form of multiple cores, increasing the importance of ions that ease parallel programming. Software...
Nathan Grasso Bronson, Christos Kozyrakis, Kunle O...
96
Voted
CJ
2006
84views more  CJ 2006»
14 years 11 months ago
Instruction Level Parallelism through Microthreading - A Scalable Approach to Chip Multiprocessors
Most microprocessor chips today use an out-of-order instruction execution mechanism. This mechanism allows superscalar processors to extract reasonably high levels of instruction ...
Kostas Bousias, Nabil Hasasneh, Chris R. Jesshope