Sciweavers

210 search results - page 38 / 42
» Switch Architectures For Small-buffered Optical Packet Switc...
Sort
View
ICCCN
1997
IEEE
15 years 1 months ago
Design and implementation of a QoS capable switch-router
Rapid expansion has strained the capabilities of the Internet infrastructure. Emerging audio and video applications place further demands on already overloaded network elements, e...
Erol Basturk, Alexander Birman, G. Delp, Roch Gu&e...
SIGCOMM
2009
ACM
15 years 4 months ago
BCube: a high performance, server-centric network architecture for modular data centers
This paper presents BCube, a new network architecture specifically designed for shipping-container based, modular data centers. At the core of the BCube architecture is its serve...
Chuanxiong Guo, Guohan Lu, Dan Li, Haitao Wu, Xuan...
82
Voted
GLOBECOM
2007
IEEE
15 years 3 months ago
GMPLS-Based Hybrid 1+N Link Protection Over p-Cycles: Design and Performance
—In [1], the author introduced a strategy to use network coding on p-Cycles in order to provide 1+N protection for straddling connections and links against single link failures i...
Ahmed E. Kamal
ICCAD
2002
IEEE
141views Hardware» more  ICCAD 2002»
15 years 6 months ago
A hierarchical modeling framework for on-chip communication architectures
— The communication sub-system of complex IC systems is increasingly critical for achieving system performance. Given this, it is important that the on-chip communication archite...
Xinping Zhu, Sharad Malik
INFOCOM
2002
IEEE
15 years 2 months ago
Fair Scheduling and Buffer Management in Internet Routers
Abstract—Input buffered switch architecture has become attractive for implementing high performance routers and expanding use of the Internet sees an increasing need for quality ...
Nan Ni, Laxmi N. Bhuyan