199 search results - page 11 / 40 » Switching Activity Minimization in Combinational Logic Desig... |
110
click to vote
ICCAD
1996
IEEE
15 years 3 months ago
1996
IEEE
The analysis of CMOS VLSI circuit switching current has become an increasingly important and difficult task from both a VLSI design and simulation software perspective. This paper...
ISQED
2003
IEEE
15 years 4 months ago
2003
IEEE
We discuss a non-intrusive methodology for concurrent fault detection in random combinational logic. The proposed method is similar to duplication, wherein a replica of the circui...
ICCAD
2010
IEEE
14 years 9 months ago
2010
IEEE
Reducing circuit's peak current plays an important role in circuit reliability in deep sub-micron era. For sequential circuits, it is observed that the peak current has a str...
92
Voted
ISLPED
2004
ACM
15 years 5 months ago
2004
ACM
Modeling and estimation of switching activities remain to be important problems in low-power design and fault analysis. A probabilistic Bayesian Network based switching model can ...
94
Voted
DAC
2004
ACM
15 years 3 months ago
2004
ACM
In a CMOS combinational logic circuit, the subthreshold leakage current in the standby state depends on the state of the inputs. In this paper we present a new approach to identif...