Sciweavers

199 search results - page 13 / 40
» Switching Activity Minimization in Combinational Logic Desig...
Sort
View
ISLPED
2005
ACM
90views Hardware» more  ISLPED 2005»
15 years 5 months ago
Power and thermal effects of SRAM vs. Latch-Mux design styles and clock gating choices
This paper studies the impact on energy efficiency and thermal behavior of design style and clock-gating style in queue and array structures. These structures are major sources of...
Yingmin Li, Mark Hempstead, Patrick Mauro, David B...
DATE
2010
IEEE
118views Hardware» more  DATE 2010»
14 years 10 months ago
Exploiting multiple switch libraries in topology synthesis of on-chip interconnection network
Abstract—On-chip interconnection network is a crucial design component in high-performance System-on-Chips (SoCs). Many of previous works have focused on the automation of its to...
Minje Jun, Sungroh Yoon, Eui-Young Chung
PAKDD
2011
ACM
245views Data Mining» more  PAKDD 2011»
14 years 2 months ago
Finding Rare Classes: Adapting Generative and Discriminative Models in Active Learning
Discovering rare categories and classifying new instances of them is an important data mining issue in many fields, but fully supervised learning of a rare class classifier is pr...
Timothy M. Hospedales, Shaogang Gong, Tao Xiang
DATE
2000
IEEE
114views Hardware» more  DATE 2000»
15 years 4 months ago
Automating RT-Level Operand Isolation to Minimize Power Consumption in Datapaths
Designs which do not fully utilize their arithmetic datapath components typically exhibit a significant overhead in power consumption. Whenever a module performs an operation who...
Michael Münch, Norbert Wehn, Bernd Wurth, Ren...
FSE
2006
Springer
116views Cryptology» more  FSE 2006»
15 years 3 months ago
On Feistel Structures Using a Diffusion Switching Mechanism
We study a recently proposed design approach of Feistel structure which employs diffusion matrices in a switching way. At ASIACRYPT 2004, Shirai and Preneel have proved that large ...
Taizo Shirai, Kyoji Shibutani