Sciweavers

199 search results - page 23 / 40
» Switching Activity Minimization in Combinational Logic Desig...
Sort
View
ARC
2007
Springer
169views Hardware» more  ARC 2007»
15 years 5 months ago
Designing Heterogeneous FPGAs with Multiple SBs
Abstract. The novel design of high-speed and low-energy FPGA routing architecture consisting of appropriate wire segments and multiple Switch Boxes is introduced. For that purpose,...
Kostas Siozios, Stelios Mamagkakis, Dimitrios Soud...
ISLPED
2005
ACM
111views Hardware» more  ISLPED 2005»
15 years 5 months ago
Peak temperature control and leakage reduction during binding in high level synthesis
Temperature is becoming a first rate design criterion in ASICs due to its negative impact on leakage power, reliability, performance, and packaging cost. Incorporating awareness o...
Rajarshi Mukherjee, Seda Ogrenci Memik, Gokhan Mem...
DAC
1999
ACM
16 years 20 days ago
Simultaneous Circuit Partitioning/Clustering with Retiming for Performance Optimization
Partitioning and clustering are crucial steps in circuit layout for handling large scale designs enabled by the deep submicron technologies. Retiming is an important sequential lo...
Jason Cong, Honching Li, Chang Wu
BMCBI
2006
114views more  BMCBI 2006»
14 years 11 months ago
Epigenetic acquisition of inducibility of type III cytotoxicity in P. aeruginosa
Background: Pseudomonas aeruginosa, an opportunistic pathogen, is often encountered in chronic lung diseases such as cystic fibrosis or chronic obstructive pneumonia, as well as a...
Didier Filopon, Annabelle Mérieau, Gilles B...
CRIWG
2008
15 years 1 months ago
Integrating Collaborative Program Development and Debugging within a Virtual Environment
A collaborative integrated development environment enables developers to share programming-related tasks. This paper presents the design and implementation of a collaborative IDE n...
Hani Bani-Salameh, Clinton Jeffery, Ziad Al-Sharif...