Sciweavers

199 search results - page 29 / 40
» Switching Activity Minimization in Combinational Logic Desig...
Sort
View
FCCM
2006
IEEE
133views VLSI» more  FCCM 2006»
15 years 8 months ago
A Field Programmable RFID Tag and Associated Design Flow
Current Radio Frequency Identification (RFID) systems generally have long design times and low tolerance to changes in specification. This paper describes a field programmable,...
Alex K. Jones, Raymond R. Hoare, Swapna R. Donthar...
95
Voted
ICCAD
1997
IEEE
99views Hardware» more  ICCAD 1997»
15 years 6 months ago
High-level area and power estimation for VLSI circuits
High-level power estimation, when given only a high-level design specification such as a functional or RTL description, requires high-level estimation of the circuit average acti...
Mahadevamurty Nemani, Farid N. Najm
98
Voted
DSD
2004
IEEE
104views Hardware» more  DSD 2004»
15 years 5 months ago
A Static Low-Power, High-Performance 32-bit Carry Skip Adder
In this paper, we present a full-static carry-skip adder designed to achieve low power dissipation and high-performance operation. To reduce the adder's delay and power consu...
Kai Chirca, Michael J. Schulte, John Glossner, Hao...
92
Voted
ICCD
2004
IEEE
106views Hardware» more  ICCD 2004»
15 years 10 months ago
Energy Characterization of Hardware-Based Data Prefetching
This paper evaluates several hardware-based data prefetching techniques from an energy perspective, and explores their energy/performance tradeoffs. We present detailed simulation...
Yao Guo, Saurabh Chheda, Israel Koren, C. Mani Kri...
ICCD
2004
IEEE
98views Hardware» more  ICCD 2004»
15 years 10 months ago
Thermal-Aware IP Virtualization and Placement for Networks-on-Chip Architecture
Networks-on-Chip (NoC), a new SoC paradigm, has been proposed as a solution to mitigate complex on-chip interconnect problems. NoC architecture consists of a collection of IP core...
Wei-Lun Hung, Charles Addo-Quaye, Theo Theocharide...