Sciweavers

199 search results - page 8 / 40
» Switching Activity Minimization in Combinational Logic Desig...
Sort
View
ANCS
2006
ACM
15 years 5 months ago
Design of a web switch in a reconfigurable platform
The increase of the web traffic has created the need for web switches that are able to balance the traffic to the server farms based on their contents (e.g. layer 7 switching). In...
Christoforos Kachris, Stamatis Vassiliadis
DAC
2002
ACM
16 years 17 days ago
Petri net modeling of gate and interconnect delays for power estimation
In this paper, a new type of Petri net called Hierarchical Colored Hardware Petri net, to model real-delay switching activity for power estimation is proposed. The logic circuit i...
Ashok K. Murugavel, N. Ranganathan
ISMVL
2010
IEEE
174views Hardware» more  ISMVL 2010»
15 years 4 months ago
Quaternary Voltage-Mode Logic Cells and Fixed-Point Multiplication Circuits
—Fixed-point multiplication architectures are designed and evaluated using a set of logic cells based on a radix-4, quaternary number system. The library of logic circuits is bas...
Satyendra R. Datla, Mitchell A. Thornton
ICCAD
1998
IEEE
153views Hardware» more  ICCAD 1998»
15 years 3 months ago
Intellectual property protection by watermarking combinational logic synthesis solutions
The intellectual property (IP) business model is vulnerable to a number of potentially devastating obstructions, such as misappropriation and intellectual property fraud. We propo...
Darko Kirovski, Yean-Yow Hwang, Miodrag Potkonjak,...
INFOCOM
2006
IEEE
15 years 5 months ago
Power-Law Tradeoffs Between Optical and Electronic Switching
— Designing a transport network requires finding the most cost-effective combination of electronic and optical switching to support the given demands. This task is not trivial b...
Huan Liu, Benjamin K. Chen, Fouad A. Tobagi