Sciweavers

306 search results - page 51 / 62
» Symmetric Component Caching
Sort
View
DATE
2003
IEEE
112views Hardware» more  DATE 2003»
15 years 4 months ago
Transaction-Level Models for AMBA Bus Architecture Using SystemC 2.0
The concept of a SOC platform architecture introduces the concept of a communication infrastructure. In the transaction-level a finite set of architecture components (memories, ar...
Marco Caldari, Massimo Conti, Massimo Coppola, Ste...
SSD
2001
Springer
120views Database» more  SSD 2001»
15 years 3 months ago
Design and Implementation of Multi-scale Databases
The need to access spatial data at multiple levels of detail is a fundamental requirement of many applications of geographical information, yet conventional spatial database access...
Sheng Zhou, Christopher B. Jones
HPCA
2000
IEEE
15 years 3 months ago
Coherence Communication Prediction in Shared-Memory Multiprocessors
Abstract—Sharing patterns in shared-memory multiprocessors are the key to performance: uniprocessor latencytolerating techniques such as out-of-order execution and non-blocking c...
Stefanos Kaxiras, Cliff Young
70
Voted
MICRO
2000
IEEE
84views Hardware» more  MICRO 2000»
15 years 3 months ago
The impact of delay on the design of branch predictors
Modern microprocessors employ increasingly complicated branch predictors to achieve instruction fetch bandwidth that is sufficient for wide out-of-order execution cores. While ex...
Daniel A. Jiménez, Stephen W. Keckler, Calv...
ICNP
1999
IEEE
15 years 3 months ago
Scaling End-to-End Multicast Transports with a Topologically-Sensitive Group Formation Protocol
While the IP unicast service has proven successful, extending end-to-end adaptation to multicast has been a difficult problem. Unlike the unicast case, multicast protocols must su...
Sylvia Ratnasamy, Steven McCanne