Sciweavers

50 search results - page 5 / 10
» Synchronization Processor Synthesis for Latency Insensitive ...
Sort
View
ICIP
2007
IEEE
15 years 11 months ago
View Synthesis for Robust Distributed Video Compression in Wireless Camera Networks
We propose a method for delivering error-resilient video from wireless camera networks in a distributed fashion over lossy channels. Our scheme is based on distributed source codi...
Chuohao Yeo, Jiajun Wang, Kannan Ramchandran
SIGMETRICS
1999
ACM
15 years 1 months ago
NFS Sensitivity to High Performance Networks
This paper examines NFS sensitivity to performance characteristics of emerging networks. We adopt an unusual method of inserting controlled delays into live systems to measure sen...
Richard P. Martin, David E. Culler
FPL
2009
Springer
135views Hardware» more  FPL 2009»
15 years 2 months ago
Fast critical sections via thread scheduling for FPGA-based multithreaded processors
As FPGA-based systems including soft processors become increasingly common, we are motivated to better understand the architectural trade-offs and improve the efficiency of these...
Martin Labrecque, J. Gregory Steffan
DAC
2000
ACM
15 years 10 months ago
Synthesis and optimization of coordination controllers for distributed embedded systems
A main advantage of control composition with modal processes [4] is the enhanced retargetability of the composed behavior over a wide variety of target architectures. Unlike previ...
Pai H. Chou, Gaetano Borriello
FPL
2010
Springer
155views Hardware» more  FPL 2010»
14 years 7 months ago
Design and Implementation of Real-Time Transactional Memory
Transactional memory is a promising, optimistic synchronization mechanism for chip-multiprocessor systems. The simplicity of atomic sections, instead of using explicit locks, is al...
Martin Schoeberl, Peter Hilber