50 search results - page 6 / 10 » Synchronization Processor Synthesis for Latency Insensitive ... |
113
click to vote
FPL
2006
Springer
15 years 1 months ago
2006
Springer
With current FPGAs, designers can now instantiate several embedded processors, memory units, and a wide variety of IP blocks to build a single-chip, high-performance multiprocesso...
WSC
2004
14 years 11 months ago
2004
Increased complexity of simulation models and the related modeling needs for global supply chains have necessitated the execution of simulations on multiple processors. While dist...
CASES
2001
ACM
15 years 1 months ago
2001
ACM
Intertask/interprocess synchronization overheads may be significant in a multiprocessor-shared memory System-on-a-Chip implementation. These overheads are observed in terms of loc...
ARVLSI
1999
IEEE
15 years 1 months ago
1999
IEEE
Application-specific processor design is a promising approach for meeting the performance and cost goals of a system. Application-specific processors are especially promising for ...
DATE
2007
IEEE
15 years 3 months ago
2007
IEEE
In this paper we present a systematic comparison between two different implementations of a distributed Network on Chip: fully asynchronous and multi-synchronous. The NoC architec...