50 search results - page 7 / 10 » Synchronization Processor Synthesis for Latency Insensitive ... |
HIPEAC
2007
Springer
15 years 3 months ago
2007
Springer
Abstract. Network processors are programmable devices that can process packets at a high speed. A network processor is typified by multithreading and heterogeneous multiprocessing...
SASP
2008
IEEE
15 years 4 months ago
2008
IEEE
Abstract—Customised processor performance generally increases as additional custom instructions are added. However, performance is not the only metric that modern systems must ta...
ISCA
1993
IEEE
15 years 1 months ago
1993
IEEE
We evaluate the e ect of processor speed, network bandwidth, and software overhead on the performance of release-consistent software distributed shared memory. We examine ve di er...
ISCA
1999
IEEE
15 years 1 months ago
1999
IEEE
In response to the growing gap between memory access time and processor speed, DRAM manufacturers have created several new DRAM architectures. This paper presents a simulation-bas...
128
click to vote
CASES
2007
ACM
15 years 1 months ago
2007
ACM
Recently dual-port SDRAM (DPSDRAM) architecture tailored for dual-processor based mobile embedded systems has been announced where a single memory chip plays the role of the local...