Sciweavers

512 search results - page 102 / 103
» Synchronization in a Thread-Pool Model and its Application i...
Sort
View
ISCA
2009
IEEE
146views Hardware» more  ISCA 2009»
14 years 28 days ago
Multi-execution: multicore caching for data-similar executions
While microprocessor designers turn to multicore architectures to sustain performance expectations, the dramatic increase in parallelism of such architectures will put substantial...
Susmit Biswas, Diana Franklin, Alan Savage, Ryan D...
HPCA
2003
IEEE
14 years 6 months ago
Memory System Behavior of Java-Based Middleware
Java-based middleware, and application servers in particular, are rapidly gaining importance as a new class of workload for commercial multiprocessor servers. SPEC has recognized ...
Martin Karlsson, Kevin E. Moore, Erik Hagersten, D...
EDOC
2003
IEEE
13 years 11 months ago
Towards a Language for Coherent Enterprise Architecture Descriptions
A coherent description of architectures provides insight, enables communication among different stakeholders and guides complicated (business and ICT) change processes. Unfortunat...
Henk Jonkers, René van Buuren, Farhad Arbab...
ECOOP
2006
Springer
13 years 10 months ago
Demeter Interfaces: Adaptive Programming Without Surprises
Adaptive Programming (AP) allows for the separate definition of data structures and traversals with attached computations, performed during the traversal, that operate on these dat...
Therapon Skotiniotis, Jeffrey Palm, Karl J. Lieber...
MICRO
2003
IEEE
125views Hardware» more  MICRO 2003»
13 years 11 months ago
WaveScalar
Silicon technology will continue to provide an exponential increase in the availability of raw transistors. Effectively translating this resource into application performance, how...
Steven Swanson, Ken Michelson, Andrew Schwerin, Ma...