Sciweavers

651 search results - page 44 / 131
» Synchronization of periodic clocks
Sort
View
ISPD
2004
ACM
146views Hardware» more  ISPD 2004»
15 years 7 months ago
Power-aware clock tree planning
Modern processors and SoCs require the adoption of poweroriented design styles, due to the implications that power consumption may have on reliability, cost and manufacturability ...
Monica Donno, Enrico Macii, Luca Mazzoni
ICMCS
2009
IEEE
124views Multimedia» more  ICMCS 2009»
14 years 11 months ago
Swarm synchronization for multi-recipient multimedia streaming
IP networks allow constructing versatile device configurations for multimedia streaming. However, the stochastic nature of the packet-switched data transmission may complicate IP-...
Mika Rautiainen, Hannu Aska, Timo Ojala, Matti Hos...
DATE
2000
IEEE
110views Hardware» more  DATE 2000»
15 years 6 months ago
Stochastic Modeling and Performance Evaluation for Digital Clock and Data Recovery Circuits
Clock and data recovery circuits are essential components in communication systems. They directly influence the bit-error-rate performance of communication links. It is desirable...
Alper Demir, Peter Feldmann
TON
1998
87views more  TON 1998»
15 years 1 months ago
Adaptive hybrid clock discipline algorithm for the network time protocol
This paper describes the analysis, implementation and performance of a new algorithm engineered to discipline a computer clock to a source of standard time, such as a GPS receiver...
David L. Mills
ISCAS
2006
IEEE
84views Hardware» more  ISCAS 2006»
15 years 8 months ago
Power supply variation effects on timing characteristics of clocked registers
— Violations in the timing constraints of a clocked register can cause a synchronous system to malfunction. The effects of variations in the power supply voltage (VDD) on the tim...
William R. Roberts, Dimitrios Velenis