Sciweavers

243 search results - page 20 / 49
» Synchronous Elastic Circuits
Sort
View
ITC
1992
IEEE
90views Hardware» more  ITC 1992»
15 years 3 months ago
ScanBIST: A Multi-frequency Scan-based BIST Method
This paper presents a BIST technique that allows the synchronization of multiple scan chains clocked at different frequencies. The technique is used to improve performance testing...
Benoit Nadeau-Dostie, Dwayne Burek, Abu S. M. Hass...
ISCAS
1993
IEEE
133views Hardware» more  ISCAS 1993»
15 years 3 months ago
On coupled oscillators networks - For the cellular neural network
: In this study, we propose two types of coupled oscillators networks and investigate their steady states. One network has two-dimensional honeycomb structure. The other network ha...
Yoshifumi Nishio, Shinsaku Mori, Akio Ushida
DATE
2000
IEEE
111views Hardware» more  DATE 2000»
15 years 3 months ago
Static Timing Analysis Taking Crosstalk into Account
Capacitance coupling can have a significant impact on gate delay in today's deep submicron circuits. In this paper we present a static timing analysis tool that calculates th...
Matthias Ringe, Thomas Lindenkreuz, Erich Barke
ASYNC
1999
IEEE
110views Hardware» more  ASYNC 1999»
15 years 3 months ago
Behavioral Transformations to Increase Noise Immunity in Asynchronous Specifications
Noise immunity is becomingone of the most important design parameters for deep-sub-micron (DSM) technologies. Asynchronous circuits seem to be a good candidate to alleviate the pr...
Alexander Taubin, Alex Kondratyev, Jordi Cortadell...
CDES
2010
184views Hardware» more  CDES 2010»
14 years 9 months ago
Delay-Insensitive Cell Matrix
This paper describes the design of a delay-insensitive (DI) Cell Matrix. This architecture allows for massively parallel, self-determined operation and can be used to implement reg...
Scott Smith, David Roclin, Jia Di