Sciweavers

127 search results - page 8 / 26
» Synthesis of Operation-Centric Hardware Descriptions
Sort
View
DATE
2007
IEEE
102views Hardware» more  DATE 2007»
15 years 3 months ago
Efficient testbench code synthesis for a hardware emulator system
: - The rising complexity of modern embedded systems is causing a significant increase in the verification effort required by hardware designers and software developers, leading to...
Ioannis Mavroidis, Ioannis Papaefstathiou
ASPDAC
1995
ACM
79views Hardware» more  ASPDAC 1995»
15 years 1 months ago
Search space reduction in high level synthesis by use of an initial circuit
Most existing high-level synthesis(HLS) systems attempt to generate a circuit from a behavioral description \out of the void", using the entire design space as the search dom...
Atsushi Masuda, Hiroshi Imai, Jeffery P. Hansen, M...
ARCS
2008
Springer
14 years 11 months ago
Synthesis of Multi-dimensional High-Speed FIFOs for Out-of-Order Communication
Due to increasing complexity of modern real-time image processing applications, classical hardware development at register transfer level becomes more and more the bottleneck of te...
Joachim Keinert, Christian Haubelt, Jürgen Te...
ISSS
1995
IEEE
121views Hardware» more  ISSS 1995»
15 years 1 months ago
A comprehensive estimation technique for high-level synthesis
We present an integrated approach aimed at predicting layout area needed to implement a behavioral description for a given performance goal. Our approach is novel because: (1) it ...
Seong Yong Ohm, Fadi J. Kurdahi, Nikil Dutt, Min X...
ICCAD
2004
IEEE
113views Hardware» more  ICCAD 2004»
15 years 6 months ago
High-level synthesis: an essential ingredient for designing complex ASICs
It is common wisdom that synthesizing hardware from higher-level descriptions than Verilog will incur a performance penalty. The case study here shows that this need not be the ca...
Arvind, Rishiyur S. Nikhil, Daniel L. Rosenband, N...