Sciweavers

663 search results - page 41 / 133
» Synthesis of Self-Testable Controllers
Sort
View
ICCTA
2007
IEEE
15 years 5 months ago
Register Sharing Verification During Data-Path Synthesis
The variables of the high-level specifications and the automatically generated temporary variables are mapped on to the data-path registers during data-path synthesis phase of hig...
Chandan Karfa, Chittaranjan A. Mandal, Dipankar Sa...
ICCD
1992
IEEE
126views Hardware» more  ICCD 1992»
15 years 6 months ago
High-Level State Machine Specification and Synthesis
Current synthesis methodologies based on hardwaredescription languages focus mainly on two distinct levels: behavior and register-transfer levels. In many practical cases, however...
Andreas Kuehlmann, Reinaldo A. Bergamaschi
CMMR
2008
Springer
153views Music» more  CMMR 2008»
15 years 3 months ago
Dynamic Mapping Strategies for Expressive Synthesis Performance and Improvisation
Realtime musical expression through synthesis is notoriously dicult. The complete potential of a sound engine is traditionally available only at design time. In this paper two mapp...
Palle Dahlstedt
AAAI
1990
15 years 3 months ago
Anytime Synthetic Projection: Maximizing the Probability of Goal Satisfaction
This paper presents a projection algorithm for incremental control rule synthesis. The algorithm synthesizes an initial set of goal-achieving control rules using a combination of ...
Mark Drummond, John L. Bresina
ACSD
2009
IEEE
106views Hardware» more  ACSD 2009»
14 years 11 months ago
Teak: A Token-Flow Implementation for the Balsa Language
This paper describes a new target component set and synthesis scheme for the Balsa asynchronous hardware description language. This new scheme removes the reliance on precise hands...
Andrew Bardsley, Luis A. Tarazona, Doug A. Edwards