Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
Sci2ools
International Keyboard
Graphical Social Symbols
CSS3 Style Generator
OCR
Web Page to Image
Web Page to PDF
Merge PDF
Split PDF
Latex Equation Editor
Extract Images from PDF
Convert JPEG to PS
Convert Latex to Word
Convert Word to PDF
Image Converter
PDF Converter
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
11
search results - page 3 / 3
»
Synthesizing Iterative Functions into Delay-Insensitive Tree...
Sort
relevance
views
votes
recent
update
View
thumb
title
18
click to vote
ITC
1995
IEEE
104
views
Hardware
»
more
ITC 1995
»
Synthesis of Mapping Logic for Generating Transformed Pseudo-Random Patterns for BIST
13 years 9 months ago
Download
www-crc.stanford.edu
During built-in self-test (BIST), the set of patterns generated by a pseudo-random pattern generator may not provide a sufficiently high fault coverage. This paper presents a new ...
Nur A. Touba, Edward J. McCluskey
claim paper
Read More »
« Prev
« First
page 3 / 3
Last »
Next »