Sciweavers

4887 search results - page 179 / 978
» System Level Design Using C
Sort
View
DL
1995
Springer
143views Digital Library» more  DL 1995»
15 years 8 months ago
Digital Libraries: Issues and Architectures
The research field of digital libraries must be viewed as a union of subfields from a variety of domains combined with new research issues in order to realize its full potential....
Peter J. Nürnberg, Richard Furuta, John J. Le...
ICETET
2009
IEEE
15 years 11 months ago
Low Energy Tree Based Network on Chip Architectures Using Homogeneous Routers for Bandwidth and Latency Constrained Multimedia A
Abstract— Design of Network on chip architectures for multimedia applications is being widely studied. This involves design decisions at various levels of hierarchy. Topology des...
Deepak Majeti, Aditya Pasalapudi, Kishore Yalamanc...
ISCA
2010
IEEE
214views Hardware» more  ISCA 2010»
15 years 7 months ago
Translation caching: skip, don't walk (the page table)
This paper explores the design space of MMU caches that accelerate virtual-to-physical address translation in processor architectures, such as x86-64, that use a radix tree page t...
Thomas W. Barr, Alan L. Cox, Scott Rixner
WSC
2007
15 years 7 months ago
Building composable bridges between the conceptual space and the implementation space
Often the process and effort in building interoperable Command and Control (C2) systems and simulations can be arduous. Invariably the difficulty is in understanding what is inten...
Paul Gustavson, Tram Chase
ISLPED
1995
ACM
134views Hardware» more  ISLPED 1995»
15 years 8 months ago
High-throughput and low-power DSP using clocked-CMOS circuitry
We argue that the clocked-CMOS (C2MOS) circuit family provides a very high throughput and low power alternative to other existing circuit techniques for the fast developing market...
Manjit Borah, Robert Michael Owens, Mary Jane Irwi...