Sciweavers

4887 search results - page 21 / 978
» System Level Design Using C
Sort
View
DATE
2004
IEEE
158views Hardware» more  DATE 2004»
15 years 5 months ago
Bandwidth-Constrained Mapping of Cores onto NoC Architectures
We address the design of complex monolithic systems, where processing cores generate and consume a varying and large amount of data, thus bringing the communication links to the e...
Srinivasan Murali, Giovanni De Micheli
SPIN
2004
Springer
15 years 7 months ago
Directed Error Detection in C++ with the Assembly-Level Model Checker StEAM
Most approaches for model checking software are based on ration of abstract models from source code, which may greatly reduce the search space, but may also introduce errors that a...
Peter Leven, Tilman Mehler, Stefan Edelkamp
116
Voted
CODES
2009
IEEE
15 years 8 months ago
A high-level virtual platform for early MPSoC software development
Multiprocessor System-on-Chips (MPSoCs) are nowadays widely used, but the problem of their software development persists to be one of the biggest challenges for developers. Virtua...
Jianjiang Ceng, Weihua Sheng, Jerónimo Cast...
BMCBI
2004
120views more  BMCBI 2004»
15 years 1 months ago
Optimal cDNA microarray design using expressed sequence tags for organisms with limited genomic information
Background: Expression microarrays are increasingly used to characterize environmental responses and hostparasite interactions for many different organisms. Probe selection for cD...
Yian A. Chen, David J. Mckillen, Shuyuan Wu, Matth...
MEMOCODE
2003
IEEE
15 years 7 months ago
LOTOS Code Generation for Model Checking of STBus Based SoC: the STBus interconnect
In the design process of SoC (System on Chip), validation is one of the most critical and costly activity. The main problem for industrial companies like STMicroelectronics, stand...
Pierre Wodey, Geoffrey Camarroque, Fabrice Baray, ...