Sciweavers

4887 search results - page 24 / 978
» System Level Design Using C
Sort
View
IWCMC
2010
ACM
15 years 3 months ago
Packet level scheduling schemes for multi-user MIMO systems with beamforming
We investigate the packet-level scheduling for the downlink of multiple-input multiple-output (MIMO) multi-user systems using beamforming. We consider the traffic arrival process ...
Masoomeh Torabzadeh, Wessam Ajib
AGENTS
1997
Springer
15 years 6 months ago
High-Level Planning and Low-Level Execution: Towards a Complete Robotic Agent
We have been developing Rogue, an architecture that integrates high-level planning with a low-level executing robotic agent. Rogue is designed as the oce gofer task planner for X...
Karen Zita Haigh, Manuela M. Veloso
DATE
2009
IEEE
91views Hardware» more  DATE 2009»
15 years 5 months ago
Optimizing the HW/SW boundary of an ECC SoC design using control hierarchy and distributed storage
Abstract--Hardware/Software codesign of Elliptic Curve Cryptography has been extensively studied in recent years. However, most of these designs have focused on the computational a...
Xu Guo, Patrick Schaumont
ISVLSI
2007
IEEE
181views VLSI» more  ISVLSI 2007»
15 years 8 months ago
Code-coverage Based Test Vector Generation for SystemC Designs
Abstract— Time-to-Market plays a central role on System-ona-Chip (SoC) competitiveness and the quality of the final product is a matter of concern as well. As SoCs complexity in...
Alair Dias Jr., Diógenes Cecilio da Silva J...
DATE
2002
IEEE
146views Hardware» more  DATE 2002»
15 years 7 months ago
Automatic Generation of Fast Timed Simulation Models for Operating Systems in SoC Design
To enable fast and accurate evaluation of HW/SW implementation choices of on-chip communication, we present a method to automatically generate timed OS simulation models. The meth...
Sungjoo Yoo, Gabriela Nicolescu, Lovic Gauthier, A...