Sciweavers

4887 search results - page 458 / 978
» System Level Design Using C
Sort
View
DSD
2003
IEEE
138views Hardware» more  DSD 2003»
16 years 12 days ago
A Two-step Genetic Algorithm for Mapping Task Graphs to a Network on Chip Architecture
Network on Chip (NoC) is a new paradigm for designing core based System on Chip which supports high degree of reusability and is scalable. In this paper we describe an efficient t...
Tang Lei, Shashi Kumar
HICSS
2000
IEEE
139views Biometrics» more  HICSS 2000»
15 years 11 months ago
Capacity Payments and the Pricing of Reliability in Competitive Generation Markets
: In restructured electric power industries around the world, power pool designers have enabled generators to earn revenues consisting of energy and capacity payments. This paper d...
Angela S. Chuang, Felix F. Wu
ACSC
2000
IEEE
15 years 10 months ago
Object-Oriented Natural Language Requirements Specification
A methodology is proposed for the formal development of software systems from a user's requirements specification in natural language into a complete implementation, proceedi...
Barrett R. Bryant
EUROPLOP
2006
15 years 8 months ago
Patterns for Time-based Hypermedia Artifacts
With the incresing presence on the Web of hypermedia contents with temporal constraints (time-based hypermedia), such as multimedia presentations, there must be a precise form to ...
Rui Lopes, Luís Carriço
CORR
2008
Springer
113views Education» more  CORR 2008»
15 years 7 months ago
Rateless Coding for MIMO Block Fading Channels
In this paper the performance limits and design principles of rateless codes over fading channels are studied. The diversity-multiplexing tradeoff (DMT) is used to analyze the syst...
Yijia Fan, Lifeng Lai, Elza Erkip, H. Vincent Poor