4887 search results - page 51 / 978 » System Level Design Using C |
ISLPED
2003
ACM
15 years 7 months ago
2003
ACM
Dual-supply voltage design using a clustered voltage scaling (CVS) scheme is an effective approach to reduce chip power. The optimal CVS design relies on a level converter (LC) im...
150
click to vote
IESS
2007
Springer
15 years 8 months ago
2007
Springer
To overcome the complexity in System-on-Chip (SoC) design, researchers have developed sophisticated design flows that significantly reduce the development time through automation...
115
Voted
WSC
2004
15 years 3 months ago
2004
The Virtual Test Bed (VTB) is a prototype of a virtual engineering environment to study operations of current and future space vehicles, spaceports, and ranges. The HighLevel Arch...
104
Voted
FDL
2005
IEEE
15 years 7 months ago
2005
IEEE
This paper outlines some fundamental concepts for the development of a system design framework based on standard notations and common CASE tools. We describe an environment for HW...
120
click to vote
PADL
2004
Springer
15 years 7 months ago
2004
Springer
We describe the current status of and provide performance results for a prototype compiler of Prolog to C, ciaocc. ciaocc is novel in that it is designed to accept different kinds...