Sciweavers

4887 search results - page 56 / 978
» System Level Design Using C
Sort
View
ASAP
2008
IEEE
145views Hardware» more  ASAP 2008»
15 years 8 months ago
An MPSoC architecture for the Multiple Target Tracking application in driver assistant system
This article discusses the design of an application specific MPSoC architecture dedicated to Multiple Target Tracking (MTT). This application has its utility in driver assistant s...
Jehangir Khan, Smaïl Niar, Atika Rivenq, Yass...
ISCAS
2006
IEEE
100views Hardware» more  ISCAS 2006»
15 years 8 months ago
Power system on a chip (PSoC)
— This paper addresses modeling issues behind the development of a hardware analog emulator of power system behavior referred to as a Power System on a Chip (PSoC). The paper wil...
Chika O. Nwankpa, A. S. Deese, Qingyan Liu, Aaron ...
PDPTA
1996
15 years 3 months ago
Exploiting Task-Level Parallelism Using pTask
This paper presents pTask-- a system that allows users to automatically exploit dynamic task-level parallelism in sequential array-based C programs. The system employs compiler an...
Tarek S. Abdelrahman, Sum Huynh
ISORC
2002
IEEE
15 years 7 months ago
Program Instrumentation for Debugging and Monitoring with AspectC++
Monitoring is a widely-used technique to check assumptions about the real-time behavior of a system, debug the code, or enforce the system to react if certain deadlines are passed...
Daniel Mahrenholz, Olaf Spinczyk, Wolfgang Schr&ou...
ICCD
2007
IEEE
215views Hardware» more  ICCD 2007»
15 years 11 months ago
A 4.6Tbits/s 3.6GHz single-cycle NoC router with a novel switch allocator in 65nm CMOS
As chip multiprocessors (CMPs) become the only viable way to scale up and utilize the abundant transistors made available in current microprocessors, the design of on-chip network...
Amit Kumar 0002, Partha Kundu, Arvind P. Singh, Li...