Sciweavers

4887 search results - page 63 / 978
» System Level Design Using C
Sort
View
ICCAD
2004
IEEE
191views Hardware» more  ICCAD 2004»
15 years 11 months ago
Checking consistency of C and Verilog using predicate abstraction and induction
edicate Abstraction and Induction Edmund Clarke Daniel Kroening June 25, 2004 CMU-CS-04-131 School of Computer Science Carnegie Mellon University Pittsburgh, PA 15213 It is common...
Daniel Kroening, Edmund M. Clarke
AC
2002
Springer
15 years 2 months ago
Software Fault Prevention by Language Choice: Why C is Not My Favorite Language
How much does the choice of a programming language influence the prevalence of bugs in the resulting code? It seems obvious that at the level at which individuals write new progra...
Richard J. Fateman
105
Voted
ICCD
2006
IEEE
94views Hardware» more  ICCD 2006»
15 years 11 months ago
Reliability Support for On-Chip Memories Using Networks-on-Chip
— As the geometries of the transistors reach the physical limits of operation, one of the main design challenges of Systems-on-Chips (SoCs) will be to provide dynamic (run-time) ...
Federico Angiolini, David Atienza, Srinivasan Mura...
CF
2009
ACM
15 years 4 days ago
High accuracy failure injection in parallel and distributed systems using virtualization
Emulation sits between simulation and experimentation to complete the set of tools available for software designers to evaluate their software and predict behavior under condition...
Thomas Hérault, Thomas Largillier, Sylvain ...
DATE
2006
IEEE
135views Hardware» more  DATE 2006»
15 years 8 months ago
FPGA architecture characterization for system level performance analysis
We present a modular and scalable approach for automatically extracting actual performance information from a set of FPGA-based architecture topologies. This information is used d...
Douglas Densmore, Adam Donlin, Alberto L. Sangiova...