Sciweavers

4887 search results - page 674 / 978
» System Level Design Using C
Sort
View
IMC
2007
ACM
15 years 6 months ago
Understanding the limitations of transmit power control for indoor wlans
A wide range of transmit power control (TPC) algorithms have been proposed in recent literature to reduce interference and increase capacity in 802.11 wireless networks. However, ...
Vivek Shrivastava, Dheeraj Agrawal, Arunesh Mishra...
CAV
2009
Springer
206views Hardware» more  CAV 2009»
16 years 5 months ago
D-Finder: A Tool for Compositional Deadlock Detection and Verification
D-Finder tool implements a compositional method for the verification of component-based systems described in BIP language encompassing multi-party interaction. For deadlock detecti...
Saddek Bensalem, Marius Bozga, Thanh-Hung Nguyen, ...
ANCS
2006
ACM
15 years 10 months ago
CAMP: fast and efficient IP lookup architecture
A large body of research literature has focused on improving the performance of longest prefix match IP-lookup. More recently, embedded memory based architectures have been propos...
Sailesh Kumar, Michela Becchi, Patrick Crowley, Jo...
CCR
2008
84views more  CCR 2008»
15 years 4 months ago
Modeling internet topology dynamics
Despite the large number of papers on network topology modeling and inference, there still exists ambiguity about the real nature of the Internet AS and router level topology. Whi...
Hamed Haddadi, Steve Uhlig, Andrew W. Moore, Richa...
ISPDC
2010
IEEE
15 years 2 months ago
Resource-Aware Compiler Prefetching for Many-Cores
—Super-scalar, out-of-order processors that can have tens of read and write requests in the execution window place significant demands on Memory Level Parallelism (MLP). Multi- ...
George C. Caragea, Alexandros Tzannes, Fuat Keceli...