Sciweavers

4887 search results - page 678 / 978
» System Level Design Using C
Sort
View
HOTOS
1999
IEEE
15 years 8 months ago
A Case for Buffer Servers
Faster networks and cheaper storage have brought us to a point where I/O caching servers have an important role in the design of scalable, high-performance file systems. These int...
Darrell C. Anderson, Ken Yocum, Jeffrey S. Chase
ANCS
2007
ACM
15 years 8 months ago
Experimenting with buffer sizes in routers
Recent theoretical results in buffer sizing research suggest that core Internet routers can achieve high link utilization, if they are capable of storing only a handful of packets...
Neda Beheshti, Jad Naous, Yashar Ganjali, Nick McK...
DAC
2008
ACM
16 years 5 months ago
Control theory-based DVS for interactive 3D games
We propose a control theory-based dynamic voltage scaling (DVS) algorithm for interactive 3D game applications running on batterypowered portable devices. Using this scheme, we pe...
Yan Gu, Samarjit Chakraborty
HPCA
1999
IEEE
15 years 8 months ago
Impulse: Building a Smarter Memory Controller
Impulse is a new memory system architecture that adds two important features to a traditional memory controller. First, Impulse supports application-specific optimizations through...
John B. Carter, Wilson C. Hsieh, Leigh Stoller, Ma...
TSE
2008
107views more  TSE 2008»
15 years 4 months ago
Security Requirements Engineering: A Framework for Representation and Analysis
This paper presents a framework for security requirements elicitation and analysis. The framework is based on constructing a context for the system, representing security requireme...
Charles B. Haley, Robin C. Laney, Jonathan D. Moff...