Sciweavers

4887 search results - page 777 / 978
» System Level Design Using C
Sort
View
115
Voted
HICSS
2003
IEEE
138views Biometrics» more  HICSS 2003»
15 years 9 months ago
Towards Verifying Parametrised Hardware Libraries with Relative Placement Information
Abstract— This paper presents a framework for verifying compilation tools for parametrised hardware libraries with placement information. Such libraries are captured in Pebble, a...
Steve McKeever, Wayne Luk, Arran Derbyshire
100
Voted
PADS
2003
ACM
15 years 9 months ago
Scalable RTI-Based Parallel Simulation of Networks
Federated simulation interfaces such as the High Level Architecture (HLA) were designed for interoperability, and as such are not traditionally associated with highperformance com...
Kalyan S. Perumalla, Alfred Park, Richard M. Fujim...
132
Voted
AGENTS
2001
Springer
15 years 8 months ago
It knows what you're going to do: adding anticipation to a Quakebot
The complexity of AI characters in computer games is continually improving; however they still fall short of human players. In this paper we describe an AI bot for the game Quake ...
John E. Laird
115
Voted
ACMSE
2000
ACM
15 years 8 months ago
Hyperscenarios: a framework for active narrative
Scenarios are narratives that illustrate future possibilities, such as proposed systems or plans, and help policy makers and designers choose among alternative courses of action. ...
Reginald L. Hobbs, Colin Potts
137
Voted
ICCAD
1999
IEEE
125views Hardware» more  ICCAD 1999»
15 years 8 months ago
Direct synthesis of timed asynchronous circuits
This paper presents a new method to synthesize timed asynchronous circuits directly from the specification without generating a state graph. The synthesis procedure begins with a ...
Sung Tae Jung, Chris J. Myers