Sciweavers

4887 search results - page 864 / 978
» System Level Design Using C
Sort
View
EUROSYS
2007
ACM
15 years 4 months ago
Enabling scalability and performance in a large scale CMP environment
Hardware trends suggest that large-scale CMP architectures, with tens to hundreds of processing cores on a single piece of silicon, are iminent within the next decade. While exist...
Bratin Saha, Ali-Reza Adl-Tabatabai, Anwar M. Ghul...
FAST
2011
14 years 6 months ago
Leveraging Value Locality in Optimizing NAND Flash-based SSDs
: NAND flash-based solid-state drives (SSDs) are increasingly being deployed in storage systems at different levels such as buffer-caches and even secondary storage. However, the ...
Aayush Gupta, Raghav Pisolkar, Bhuvan Urgaonkar, A...
ICS
2009
Tsinghua U.
15 years 9 months ago
High-performance CUDA kernel execution on FPGAs
In this work, we propose a new FPGA design flow that combines the CUDA programming model from Nvidia with the state of the art high-level synthesis tool AutoPilot from AutoESL, to...
Alexandros Papakonstantinou, Karthik Gururaj, John...
LANC
2009
ACM
158views Education» more  LANC 2009»
15 years 9 months ago
Enhancements to the opinion model for video-telephony applications
In this paper, we show how the proposed model in ITU-T Recommendation G.1070 “Opinion model for video-telephony applications” cannot model properly the perceptual video qualit...
Jose Joskowicz, José Carlos López-Ar...
IEEEPACT
2008
IEEE
15 years 9 months ago
Characterizing and modeling the behavior of context switch misses
One of the essential features in modern computer systems is context switching, which allows multiple threads of execution to time-share a limited number of processors. While very ...
Fang Liu, Fei Guo, Yan Solihin, Seongbeom Kim, Abd...