Sciweavers

4887 search results - page 962 / 978
» System Level Design Using C
Sort
View
ECMDAFA
2005
Springer
130views Hardware» more  ECMDAFA 2005»
15 years 7 months ago
Control Flow Analysis of UML 2.0 Sequence Diagrams
This article presents a control flow analysis methodology based on UML 2.0 sequence diagrams (SD). In contrast to the conventional code-based control flow analysis techniques, thi...
Vahid Garousi, Lionel C. Briand, Yvan Labiche
WMASH
2004
ACM
15 years 7 months ago
Smart edge server: beyond a wireless access point
Wireless access at cafes, airports, homes and businesses have proliferated all over the globe with several different Wireless Internet Service Providers. Similarly, digital media ...
Geetha Manjunath, Tajana Simunic, Venkatesh Krishn...
NOSSDAV
2004
Springer
15 years 7 months ago
Reduced state fair queuing for edge and core routers
Despite many years of research, fair queuing still faces a number of implementation challenges in high speed routers. In particular, in spite of proposals such as DiffServ, the st...
Ramana Rao Kompella, George Varghese
DISCO
1993
156views Hardware» more  DISCO 1993»
15 years 6 months ago
Variant Handling, Inheritance and Composition in the ObjectMath Computer Algebra Environment
ObjectMath is a high-level programming environment and modeling language for scientific computing which supports variants and graphical browsing in the environment and integrates o...
Peter Fritzson, Vadim Engelson, Lars Viklund
GLVLSI
2007
IEEE
194views VLSI» more  GLVLSI 2007»
15 years 5 months ago
Probabilistic maximum error modeling for unreliable logic circuits
Reliability modeling and evaluation is expected to be one of the major issues in emerging nano-devices and beyond 22nm CMOS. Such devices would have inherent propensity for gate f...
Karthikeyan Lingasubramanian, Sanjukta Bhanja