468 search results - page 46 / 94 » System Level Fixed-Point Design Based on an Interpolative Ap... |
103
click to vote
DATE
2007
IEEE
15 years 8 months ago
2007
IEEE
This paper proposes an innovative methodology to perform and validate a Failure Mode and Effects Analysis (FMEA) at System-on-Chip (SoC) level. This is done in compliance with the...
143
click to vote
ECBS
2005
IEEE
15 years 7 months ago
2005
IEEE
This paper describes a comprehensive prototype of large-scale fault adaptive embedded software developed for the proposed Fermilab BTeV high energy physics experiment. Lightweight...
101
Voted
DSRT
2008
IEEE
15 years 8 months ago
2008
IEEE
This paper describes a new property checking approach in order to enhance the diagnosis ability of an electronic embedded system, included in an automotive application. We conside...
134
click to vote
DAC
2010
ACM
15 years 5 months ago
2010
ACM
System optimization techniques based on dynamic voltage scaling (DVS) are widely used with the aim of reducing processor energy consumption. Inter-task DVS assigns the same voltag...
123
click to vote
JPDC
2007
15 years 1 months ago
2007
In this paper, we address the problem of multiple sequence alignment (MSA) for handling very large number of proteins sequences on mesh-based multiprocessor architectures. As the ...