Sciweavers

12333 search results - page 113 / 2467
» System Level Modelling for Hardware Software Systems
Sort
View
ICCD
2006
IEEE
103views Hardware» more  ICCD 2006»
16 years 1 months ago
Requirements and Concepts for Transaction Level Assertions
— The latest development of hardware design and ation methodologies shows a trend towards abstraction levels higher than RTL, referred to as transaction level (TL). Transaction l...
Wolfgang Ecker, Volkan Esen, Michael Hull, Thomas ...
ICSE
2003
IEEE-ACM
16 years 5 months ago
Architectural Level Risk Assessment Tool Based on UML Specifications
Recent evidences indicate that most faults in software systems are found in only a few of a system's components [1]. The early identification of these components allows an or...
T. Wang, Ahmed E. Hassan, Ajith Guedem, Walid Abde...
MASCOTS
1997
15 years 6 months ago
A Hybrid Simulation Approach Enabling Performance Characterization of Large Software Systems
We describe a method for performance analysis of large software systems that combines a fast instruction-set simulator with off-line detailed analysis of segments of the execution...
Bengt Werner, Peter S. Magnusson
147
Voted
ARCS
2007
Springer
15 years 9 months ago
Toward Self-adaptive Embedded Systems: Multi-objective Hardware Evolution
Abstract. Evolutionary hardware design reveals the potential to provide autonomous systems with self-adaptation properties. We first outline an architectural concept for an intrins...
Paul Kaufmann, Marco Platzner
ICECCS
2007
IEEE
82views Hardware» more  ICECCS 2007»
15 years 11 months ago
Formalising Flash Memory: First Steps
We present first steps in the construction of formal models of NAND Flash memory, based on a recently emerged open standard for such devices. The model is at a level of abstracti...
Andrew Butterfield, Jim Woodcock