12333 search results - page 158 / 2467 » System Level Modelling for Hardware Software Systems |
154
Voted
DATE
1998
IEEE
15 years 10 months ago
1998
IEEE
The power dissipated by system-level buses is the largest contribution to the global power of complex VLSI circuits. Therefore, the minimization of the switching activity at the I...
167
click to vote
ISSS
1997
IEEE
15 years 10 months ago
1997
IEEE
In this paper, our memory architecture exploration methodology and CAD techniques for network protocol applications are presented. Prototype tools have been implemented, and appli...
161
click to vote
ANCS
2010
ACM
15 years 4 months ago
2010
ACM
Software packet processing is becoming more important to enable differentiated and rapidly-evolving network services. With increasing numbers of programmable processor and acceler...
176
click to vote
FDL
2004
IEEE
15 years 10 months ago
2004
IEEE
In this work we develop a secure communication protocol in the context of a Remote Meter Reading (RMR) System. We first analyze existing standards in secure communication (e.g. IP...
157
Voted
ISSS
1997
IEEE
15 years 10 months ago
1997
IEEE
This paper presents a novel source-level dynamic analysis methodology and tool for High-Level Synthesis (HLS). It not only for the first time enables HLS to offer source-level de...