Sciweavers

12333 search results - page 163 / 2467
» System Level Modelling for Hardware Software Systems
Sort
View
ICST
2010
IEEE
15 years 4 months ago
Does Hardware Configuration and Processor Load Impact Software Fault Observability?
Intermittent failures and nondeterministic behavior complicate and compromise the effectiveness of software testing and debugging. To increase the observability of software faults,...
Raza Abbas Syed, Brian Robinson, Laurie A. William...
148
Voted
MTV
2005
IEEE
128views Hardware» more  MTV 2005»
15 years 12 months ago
Automated Extraction of Structural Information from SystemC-based IP for Validation
The increasing complexity and size of system level design models introduces a difficult challenge for validating them. Hence, in most industries, design validation takes a large p...
David Berner, Hiren D. Patel, Deepak Mathaikutty, ...
ANCS
2005
ACM
15 years 12 months ago
High-throughput linked-pattern matching for intrusion detection systems
This paper presents a hardware architecture for highly efficient intrusion detection systems. In addition, a software tool for automatically generating the hardware is presented....
Zachary K. Baker, Viktor K. Prasanna
ICS
1999
Tsinghua U.
15 years 10 months ago
Reducing cache misses using hardware and software page placement
As the gap between memory and processor speeds continues to widen, cache efficiency is an increasingly important component of processor performance. Compiler techniques have been...
Timothy Sherwood, Brad Calder, Joel S. Emer
167
Voted
FDL
2005
IEEE
15 years 12 months ago
Incorporating SystemC in Analog/Mixed-Signal Design Flow
In today’s flows, there is still a gap between system level description and hardware implementation, especially for analog/RF building blocks. SystemC-AMS or co-simulations have...
Patrick Birrer, Walter Hartong