Sciweavers

12333 search results - page 170 / 2467
» System Level Modelling for Hardware Software Systems
Sort
View
TCAD
2008
103views more  TCAD 2008»
15 years 6 months ago
Using Transfer-Resource Graph for Software-Based Verification of System-on-Chip
The verification of a system-on-chip is challenging due to its high level of integration. Multiple components in a system can behave concurrently and compete for resources. Hence, ...
Xiaoxi Xu, Cheng-Chew Lim
WOSP
2005
ACM
15 years 12 months ago
A model transformation framework for the automated building of performance models from UML models
In order to effectively validate the performance of software systems throughout their development cycle it is necessary to continuously build performance models from software mod...
Andrea D'Ambrogio
EURODAC
1994
IEEE
148views VHDL» more  EURODAC 1994»
15 years 9 months ago
System-Level Modeling and Verification: a Comprehensive Design Methodology
Paolo Camurati, Fulvio Corno, Paolo Prinetto, Cath...
IJPP
2006
75views more  IJPP 2006»
15 years 6 months ago
Verification of System Level Model Transformations
Samar Abdi, Daniel Gajski