12333 search results - page 194 / 2467 » System Level Modelling for Hardware Software Systems |
146
click to vote
ISCAS
2007
IEEE
16 years 21 days ago
2007
IEEE
— Employing multiple supply voltages (multi-VDD) is attractive for reducing the power consumption without sacrificing the speed of an integrated circuit (IC). In order to transfe...
208
click to vote
ACMMSP
2006
ACM
16 years 12 days ago
2006
ACM
Most operating systems enforce process isolation through hardware protection mechanisms such as memory segmentation, page mapping, and differentiated user and kernel instructions....
151
click to vote
ISPAN
2005
IEEE
16 years 5 hour ago
2005
IEEE
The amount of Task Level Parallelism (TLP) in runtime workload is useful information to determine the efficient usage of multiprocessors. This paper presents mechanisms to dynami...
210
click to vote
TCAD
2010
15 years 1 months ago
2010
The growing complexity of systems and their implementation into silicon encourages designers to look for model designs at higher levels of abstraction and then incrementally build ...
153
click to vote
IWSSD
1993
IEEE
15 years 10 months ago
1993
IEEE
In this paper, we propose the use of fine-grain process modelling as an aid to software development. We suggest the use of two levels of granularity, one at the level of the indiv...